In this section, we will introduce some of the most interesting experimental results from the laboratory tests we have conducted. We have been working over Spartan3 and Virtex4 Xilinx devices with the ISE software and, although we have implemented a high variety of designs in order to validate our methodology, the most of the presented empirical conclusions are derived from the behavior of FIFO and ring pipelines.